* Fix a TLB invalidate race * Implement more instructions with decodetree * Add the BHRB facility * Add missing instructions, registers, SMT support * First round of a big MMU xlate cleanup
* Fix a TLB invalidate race * Implement more instructions with decodetree * Add the BHRB facility * Add missing instructions, registers, SMT support * First round of a big MMU xlate cleanup