A VHDL synthesizable and behavioral FIFO design.
MIPS processor implementation in VHDL which was the project for the computer architecture class at VUB
