A simple COMmunication BLOCK with well know interfaces in the FPGA side
Custom AXI GPIO core with up to 32 input and 32 output ports
